# 16V to 60V, 1A 1ch 2.1 MHz Synchronous Buck Converter Integrated FET For Automotive 

## BD9V100MUF-C

## General Description

BD9V100MUF-C is a current mode synchronous buck converter integrating high voltage rating POWER MOSFETs. The wide range input 16 V to 60 V and very short minimum pulse width down to 20 ns enables direct conversion from 48 V battery to 3.3 V at 2.1 MHz operation by Nano Pulse Control ${ }^{\text {TM }}$.

## Features

- Nano Pulse Control ${ }^{T M}$ Enables Direct Conversion 60 V to 3.3 V at 2.1 MHz
- AEC-Q100 Qualified (Note 1)
- SW Minimum ON Time 20ns(Max)
- Synchronous Switching Regulator Integrating POWER MOSFETs
- Soft Start Function
- Current Mode Control
- Over Current Protection
- Input Under Voltage Lock Out Protection
- Input Over Voltage Lock Out Protection
- Thermal Shutdown Protection
- Output Over Voltage Protection
- Short Circuit Protection
- Wettable Frank QFN Package
(Note 1) Grade 1
Applications
- Automotive Battery Powered Supplies
- Industrial Equipment
- Consumer Supplies


## Key Specifications

- Input Voltage Range:

16 V to 60 V

- Output Voltage Range:
- Output Current:
- Operating Frequency:
- Reference Voltage Accuracy:
$\pm 2 \%\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
- Shutdown Circuit Current: $0 \mu \mathrm{~A}(\mathrm{Typ})$
- Operating Temperature Range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

Package
W(Typ) $\times \mathrm{D}(\mathrm{Typ}) \times \mathrm{H}$ (Max)
VQFN24FV4040
$4.00 \mathrm{~mm} \times 4.00 \mathrm{~mm} \times 1.00 \mathrm{~mm}$


## Typical Application Circuit



Figure 1. Application Circuit

Nano Pulse Control ${ }^{T M}$ is a trademark of ROHM Co., Ltd.

## Pin Configuration


(TOP VIEW)
Figure 2. Figure of Terminal Placement

## Pin Description

| Pin No. | Pin Name | Function |
| :---: | :---: | :---: |
| 1 | EN | Enable pin. Apply Low-level ( 0.8 V or lower) to turn this device off. Apply High-level ( 2.5 V or higher) to turn this device on. |
| 2 | VIN | Power supply input pin of the internal circuitry. Connect this pin to PVIN. |
| 3 to 6 | PVIN | Power supply input pins that are used for the output stage of the switching regulator. Connecting input ceramic capacitors with values of $2.2 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ to this pin is recommended. |
| 7 to 10 | PGND | Power GND input pins. |
| 11,12 | N.C. | No connection pins. Leave these pins open, or connect PGND pin. |
| 13,14 | SW | Switching node pins. These pins are connected to the source of the internal the Top POWER MOSFET and the drain of the internal Bottom side POWER MOSFET. Connect the power inductor and the bootstrap capacitor $0.022 \mu \mathrm{~F}$ and resistor $3.3 \Omega$ to these pins. |
| 15 | BST | Power supply pin of the internal the Top POWER MOSFET. Connect a $3.3 \Omega$ resistor to this pin in series with a $0.022 \mu \mathrm{~F}$ bootstrap capacitor connected to SW pin. This capacitor's voltage becomes the power supply of the Top POWER MOSFET gate driver. |
| 16 | N.C. | No connection pin. Leave this pin open. |
| 17 | VREGH | Internal power supply output pin. This node supplies power 5V(Typ) to other blocks which are mainly responsible for the control function of the switching regulator. Connect a ceramic capacitor with value of $2.2 \mu \mathrm{~F}$ to ground. |
| 18 | PGOOD | Power Good pin. This pin is in open drain configuration so pull-up resistor is needed to turn it HIGH or LOW. |
| 19 | RT | This pin is used for setting the switching frequency. Connect a frequency setting resistor between this pin and GND pin. |
| 20 | COMP | Output of the gm error amplifier, and the input of PWM comparator. Connect phase compensation components to this pin. See page 23 on calculate the resistance and capacitance of phase compensation. |
| 21 | GND | Ground pin. |
| 22 | FB | Vout voltage feedback pin. Inverting input node for the gm error amplifier. Connect output voltage divider to this pin to set the output voltage. See page 22 on how to compute for the resistor values. |
| 23 | VMON | Short Circuit Protection threshold detect pin. This node is monitoring the output voltage and discharging it during shutdown. |
| 24 | N.C. | No connection pin. Leave this pin open. |
| - | E-PAD | Exposed pad. Connect this pad to the internal PCB ground plane using multiple via holes to obtain excellent heat dissipation characteristics. |

## Block Diagram



Figure 3. Block Diagram

## Description of Blocks

- ERRAMP

The ERRAMP block is an error amplifier and its inputs are the reference voltage 0.8 V (Typ) and the FB pin voltage. The duty of switching pulse is controlled by ERRAMP output COMP. Set output voltage with FB pin. Moreover, the external resistor and capacitor are required to COMP pin as phase compensation circuit (refer to Selection of the Phase Compensation Circuit Rcomp, Ссомm on page 23).

- Soft Start

The Soft Start block prevents the overshoot of the output voltage by gradually increasing the input of the error amplifier when the power supply turns ON to gradually increase the switching duty cycle. The soft start time is set to 1.1 ms ( $f s w=2.1 \mathrm{MHz}$ ). The soft start time can be changed by adjusting the oscillating frequency (refer to Soft Start Time on page 24).

- EN

This IC is in normal operation when the voltage at EN terminal is 2.5 V or more. The IC will be shutdown when the voltage at EN terminal becomes open or 0.8 V or less.

- VREGH

This block outputs a regulated $5 \mathrm{~V}(\mathrm{Typ})$ and supplies it to different blocks in the chip. Connect $2.2 \mu \mathrm{~F}$ ceramic capacitor to GND.

- OSC (Oscillator)

This circuit generates a clock signal that determines converter switching frequency which is 1.9 MHz to 2.3 MHz . The frequency of the clock can be set by a resistor connected between the RT pin and the GND pin (refer to page 24 Figure 38). The OSC output send the clock signal to PWM Logic. This clock is also used to set the Soft Start time and Protect block counter.

- SLOPE

This block generates a sawtooth waveform from OSC clock. The inductor current feedback is added to the sawtooth signal.

- PWM COMP

This block modulates duty cycle by comparing the COMP pin voltage and the sawtooth signal from the SLOPE block.

- PWM Logic

The PWM Logic block controls the POWER MOSFETs ON and OFF timings. In normal operation, the clock signal from OSC block determines the Top POWER MOSFET ON timing, and the PWM COMP block output determines the OFF timing. In addition, each protection output signal is passed to the PWM Logic and it controls proper protection functions.

- TSD (Thermal Shutdown)

This block is a thermal shutdown circuit. Both of the output MOSFETs are turned OFF and the VREGH is stopped to prevent thermal damage or a thermal-runaway of the IC when the chip temperature reaches to approximately $175^{\circ} \mathrm{C}$ (Typ) or more, and the operation comes back when the chip temperature comes down to $150^{\circ} \mathrm{C}$ (Typ) or less. Note that the thermal shutdown circuit is intended to prevent destruction of the IC itself. Therefore, it is highly recommended to keep the IC temperature always within the operating temperature range. Operation above operating temperature range will reduce the lifetime of the IC.

- OCP (Over Current Protection)

While the Bottom POWER MOSFET is ON, if the voltage between the drain and source exceeds the reference voltage which is internally set within IC, OCP will activate. This protection is a self-return type. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation of the protection circuit (e.g. when a load that significantly exceeds the output current capability of the chip is connected).

- OVP (Over Voltage Protection)

This is the output over voltage protection circuit. When the output becomes $120 \%$ (Typ) or more of the target voltage, both of the output MOSFETs are turned OFF and the regulator operation is stopped. When the output voltage becomes $110 \%(\mathrm{Typ})$ or less of the target voltage, it returns to normal operation.

- UVLO (Under Voltage Lock-Out)

UVLO is a protection circuit that prevents low voltage malfunction, especially during power up and down. It monitors the $\mathrm{V}_{\text {IN }}$ power supply voltage. If $\mathrm{V}_{\text {IN }}$ becomes 15.0 V (Max) or less, both of the output MOSFETs are turned OFF and the regulator operation is stopped. When the input voltage becomes $16.0 \mathrm{~V}(\mathrm{Max})$ or more, the regulator restarts the operation with Soft Start.

- DRIVER

This circuit drives the gate of the output POWER MOSFETs.

- OVLO(Over Voltage Lock-Out)

This is the input over voltage protection circuit. When the input voltage becomes $60.0 \mathrm{~V}(\mathrm{Min})$ or more, the regulator is shutdown. When the input voltage becomes $59.0 \mathrm{~V}(\mathrm{Min})$ or less the falling threshold, the regulator restarts the operation with SOFT START. This hysteresis is 1.0 V (Typ).

## Description of Blocks - continued

- PGD

The PGOOD circuit is a reference voltage monitoring circuit. The PGOOD pin sets to Hi-Z when the FB voltage is $90 \%$ (Typ) or more and $110 \%$ (Typ) or less of reference voltage, otherwise the PGOOD pin is pulled down to GND. PGOOD detection has a hysteresis of $20 \mathrm{mV}(\mathrm{Typ})$ for each of the upper and lower thresholds.

- SCP(Short Circuit Protection)

The short circuit protection circuit. Depending on the level of the VIN terminal voltage and VMON terminal voltage, a reference pulse signal with varying ON time will be produced. If the SW ON time exceeds 2.5 times(Typ) the ON time of this reference pulse signal for 2clk cycles, short circuit protection will be activated. Then the Top and Bottom POWER MOSFETs will be turned OFF.

| Absolute Maximum Ratings ( $\mathbf{T a = 2 5}{ }^{\circ} \mathrm{C}$ ) |  |  |  |
| :---: | :---: | :---: | :---: |
| Parameter | Symbol | Rating | Unit |
| Supply Voltage | Vin, PVin | -0.3 to +70 | V |
| EN Input Voltage | Ven | -0.3 to Vin | V |
| BST Voltage | $V_{\text {BSt }}$ | -0.3 to +70 | V |
| Voltage from SW to BST | $\Delta V_{\text {BST }}$ | Vsw -0.3 to $\mathrm{V}_{\text {Sw }}+7$ | V |
| FB, RT, COMP, PGOOD Input Voltage | $\mathrm{V}_{\mathrm{FB}}, \mathrm{V}_{\mathrm{RT}}$, <br> Vсомр, <br> VPGOOD | -0.3 to +7 | V |
| VMON Input Voltage | Vvmon | -0.3 to +7 | V |
| VREGH Input Voltage | Vvregh | -0.3 to +7 | V |
| Storage Temperature Range | Tstg | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | Tjmax | 150 | C |

Caution 1: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.
Caution 2: Should by any chance the maximum junction temperature rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the maximum junction temperature rating.

Thermal Resistance ${ }^{\text {(Note } 1)}$

| Parameter | Symbol | Thermal Resistance(Typ) |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $1 \mathrm{~s}^{\text {(Note 3) }}$ | $2 \mathrm{~s} 2 \mathrm{p}^{\text {(Note 4) }}$ |  |
| VQFN24FV4040 |  |  |  |  |
| Junction to Ambient | $\theta_{\text {JA }}$ | 150.6 | 37.9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Top Characterization Parameter ${ }^{\text {(Note 2) }}$ | $\Psi_{\text {JT }}$ | 20 | 9 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

(Note 1) Based on JESD51-2A (Still-Air)
(Note 2) The thermal characterization parameter to report the difference between junction temperature and the temperature at the top center of the outside surface of the component package.
(Note 3) Using a PCB board based on JESD51-3.

| $\begin{array}{c}\text { Layer Number of } \\ \text { Measurement Board }\end{array}$ | Material | Board Size |
| :---: | :---: | :---: |
| Single | FR-4 | $114.3 \mathrm{~mm} \times 76.2 \mathrm{~mm} \times 1.57 \mathrm{mmt}$ |
| Top |  |  |
| Copper Pattern | Thickness |  |
| Footprints and Traces | $70 \mu \mathrm{~m}$ |  |

(Note 4) Using a PCB board based on JESD51-5, 7.

| Layer Number of <br> Measurement Board | Material | Board Size | Thermal Via (Note 5$)$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 Layers | FR-4 |  | 1.20 mm | Diameter |  |  |
| Top |  | 2 Internal Layers |  | Bottom |  |  |
| Copper Pattern | Thickness | Copper Pattern | Thickness | Copper Pattern |  |  |
| Cootprints and Traces | $70 \mu \mathrm{~m}$ | $74.2 \mathrm{~mm} \times 74.2 \mathrm{~mm}$ | $35 \mu \mathrm{~m}$ | $74.2 \mathrm{~mm} \times 74.2 \mathrm{~mm}$ | $70 \mu \mathrm{~m}$ |  |

(Note 5) This thermal via connects with the copper pattern of all layers.

## Recommended Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Voltage | VIN | 16 | - | 60 | V |
| Operating Temperature | Topr | -40 | - | +125 | ${ }^{\circ} \mathrm{C}$ |
| Output Voltage | Vout | 0.8 | - | 5.5 | V |
| SW Minimum ON Time ${ }^{(\text {Note 1) }}$ | tonmin | - | 9 | 20 | ns |
| Output Current | lout | 0 | - | 1 | A |
| Switching Frequency | fsw | 1.9 | 2.1 | 2.3 | MHz |
| Input Capacitor ${ }^{(N o t e}$ 2) | CIN | 1.2 | - | - | $\mu \mathrm{F}$ |
| Switching Frequency Setting Resistor | RRT | 6.9 | 7.5 | 8.1 | k $\Omega$ |

(Note 1) This parameter is for 0.5A output. Not $100 \%$ tested.
(Note 2) Ceramic capacitor is recommended. The capacitor value including temperature change, DC bias change, and aging change must be larger than minimum value (Refer to Selection of Input Capacitor $\mathrm{C}_{\mathrm{IN}}, \mathrm{C}_{\text {вLк }}$ on page 22). Also, the IC might not function properly when the PCB layout or the position of the capacitor is not good. Please check PCB Layout Design on page 30.

Electrical Characteristics (Unless otherwise specified Ta=-40 ${ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=48 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=5 \mathrm{~V}$ )

| Parameter | Symbol | Min | Typ | Max | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Shutdown Circuit Current | IsdN | - | 0 | 5 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{Ta}=105^{\circ} \mathrm{C}$ |
| Circuit Current | Icc | - | 2.5 | 3.8 | mA | $\mathrm{V}_{\mathrm{FB}}=2.0 \mathrm{~V}$ |
| Reference Voltage | $V_{\text {FB }}$ | 0.784 | 0.800 | 0.816 | V | $\mathrm{V}_{\text {Fb }}=\mathrm{V}_{\text {comp }}$ |
| FB Input Current | $\mathrm{IfB}^{\text {f }}$ | -1 | 0 | +1 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{FB}}=5.0 \mathrm{~V}$ |
| COMP Pin Sink Current | Itpsink | 35 | 60 | 85 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {COMP }}=1.0 \mathrm{~V}, \mathrm{~V}_{\text {FB }}=2 \mathrm{~V}$ |
| COMP Pin Source Current | Icpsource | -85 | -60 | -35 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {comp }}=1.0 \mathrm{~V}, \mathrm{~V}_{\text {Fb }}=0 \mathrm{~V}$ |
| Soft Start Time ${ }^{\text {(Note1) }}$ | tss | 0.7 | 1.1 | 1.5 | ms | $\mathrm{fsw}=2.1 \mathrm{MHz}, \mathrm{R}_{\mathrm{RT}}=7.5 \mathrm{k} \Omega$ |
| Top Power NMOS ON Resistance | Ronh | - | 600 | 900 | $\mathrm{m} \Omega$ | lout $=-50 \mathrm{~mA}$ |
| Bottom Power NMOS ON Resistance | Ronl | - | 400 | 600 | $\mathrm{m} \Omega$ | lout $=50 \mathrm{~mA}$ |
| Output Leak Current H | loleakh | -5 | 0 | +5 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=70 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0 \mathrm{~V} \\ & \mathrm{Ta}=105^{\circ} \mathrm{C}, \mathrm{~V} \mathrm{SW}=0 \mathrm{~V} \end{aligned}$ |
| Output Leak Current L | loleakl | -5 | 0 | +5 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=70 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0 \mathrm{~V} \\ & \mathrm{Ta}=105^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{SW}}=70 \mathrm{~V} \\ & \hline \end{aligned}$ |
| Operating Output Switch Current of Overcurrent Protection | Isw | 1.5 | 2.4 | 3.3 | A |  |
| Oscillating Frequency | fsw | 1.9 | 2.1 | 2.3 | MHz | RRT $=7.5 \mathrm{k} \Omega$ |
| EN Threshold Voltage H | Venh | 2.5 | - | VIN | V |  |
| EN Threshold Voltage L | Venl | 0 | - | 0.8 | V |  |
| EN Input Current | len | - | 8.5 | 20 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {EN }}=5 \mathrm{~V}$ |
| VIN Under Voltage Protection Detection Voltage | Vuv_on | 12.5 | 13.7 | 15.0 | V | VIN Falling |
| VIN Under Voltage Protection Return Voltage | Vuv_off | 13.5 | 14.7 | 16.0 | V | VIN Rising |
| VIN Over Voltage Protection Detection Voltage | Vov_on | 60.0 | 62.5 | 65.0 | V | VIN Rising |
| VIN Over Voltage Protection Return Voltage | Vov_off | 59.0 | 61.5 | 64.0 | V | Vin Falling |
| OVP Threshold Voltage H | Vovph | 0.87 | 0.96 | 1.05 | V | VFb Rising |
| OVP Threshold Voltage L | Vovpl | 0.83 | 0.92 | 1.01 | V | $V_{\text {FB }}$ Falling |
| PGOOD L Threshold | Vpgdi | $\begin{array}{r} \mathrm{V}_{\mathrm{FB}} \\ \times 0.82 \end{array}$ | $\begin{array}{r} \mathrm{V}_{\mathrm{FB}} \\ \times 0.90 \end{array}$ | $\begin{array}{r} \mathrm{V}_{\mathrm{FB}} \\ \times 0.98 \end{array}$ | V | $V_{\text {Fb }}$ Falling |
| PGOOD L Hysteresis | Vpgdin | 4 | 20 | 40 | mV |  |
| PGOOD H Threshold | Vpgdi | $\begin{array}{r} \hline V_{F B} \\ \times 1.02 \\ \hline \end{array}$ | $\begin{array}{r}  \\ \hline V_{F B} \\ \times 1.10 \\ \hline \end{array}$ | $\begin{gathered} \\ V_{F B} \\ \times 1.18 \\ \hline \end{gathered}$ | V | $V_{\text {Fb }}$ Rising |
| PGOOD H Hysteresis | Vpgdhl | -40 | -20 | -4 | mV |  |
| PGOOD ON Resistance | RPGD | - | 0.22 | 1 | k $\Omega$ | Ipgood $=10 \mathrm{~mA}$ |
| PGOOD Leak Current | IPGD | - | 0 | 1 | $\mu \mathrm{A}$ | $V_{\text {PGOOD }}=5 \mathrm{~V}$ |

(Note 1) VFB transient time from 0.1 V to 0.7 V .
(Note 2) Not 100\% tested.

## Typical Performance Curves



Figure 4. SW Minimum ON Time vs Output Current


Figure 6. Oscillating Frequency vs Ambient Temperature


Figure 5. Reference Voltage vs Ambient Temperature


Figure 7. Efficiency vs Output Current (Vout=5.5V, fsw=1.9MHz)

Typical Performance Curves - continued


Figure 8. Load Regulation
(Vin $=48 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=5 \mathrm{~V}$ )


Figure 10. Shutdown Circuit Current vs Power Supply Voltage ( $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}$ )


Figure 9. Line Regulation
(Vout $=5 \mathrm{~V}$, lout $=500 \mathrm{~mA}$ )


Figure 11. Circuit Current vs Power Supply Voltage ( $\mathrm{V}_{\mathrm{En}}=\mathrm{V}_{\text {In }}$, No Switching)

## Typical Performance Curves - continued



Figure 12. Startup Waveform (Vin $=48 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=5 \mathrm{~V}$, lout $=0.5 \mathrm{~A}$ )


Figure 14. Vout Short and Release Waveform ( $\mathrm{V}_{\mathrm{I}}=48 \mathrm{~V}$ )


Figure 13. Startup and Shutdown Waveform $\left(\mathrm{V}_{\text {IN }}=0 \mathrm{~V} \leftrightarrow 70 \mathrm{~V}\right.$, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$, lout $\left.=0.5 \mathrm{~A}\right)$


Figure 15. SW Short and Release Waveform ( $\mathrm{V} \operatorname{IN}=48 \mathrm{~V}$ )

Typical Performance Curves - continued


Figure 16. EN Input Current vs EN Input Voltage


Figure 18. Top Power NMOS ON Resistance vs Ambient Temperature


Figure 17. Operating Output Switching Current of Over Current Protection vs Ambient Temperature (VIN=48V, Vout=5V)


Figure 19. Bottom Power NMOS ON Resistance vs Ambient Temperature

Typical Performance Curves - continued


Figure 20. EN Threshold Voltage H vs Ambient Temperature (Vin=48V, Vout=5V)


Figure 22. Output Leak Current L vs Power Supply Voltage ( $\mathrm{EN}=0 \mathrm{~V}, \mathrm{SW}=\mathrm{GND}$ )


Figure 21. Output Leak Current H vs Power Supply Voltage
( $\mathrm{EN}=0 \mathrm{~V}, \mathrm{SW}=\mathrm{ViN}$ )


Figure 23. PGOOD ON Resistance vs Ambient Temperature

## Function Explanation

1. Nano Pulse Control ${ }^{\text {TM }}$

Nano Pulse Control ${ }^{\top M}$ is an original technology developed by ROHM Co., Ltd. It enables to control voltage stably, which is difficult in the conventional technology, even in a narrow SW ON Pulse such as less than 50 ns at typical condition. Therefore, high frequency switching operation become possible. BD9V100MUF-C is designed with 9ns(Typ) Minimum SW ON time for current sense and 2.1 MHz (Typ) switching frequency by using this technology.
(1) High Vin Low Vout Operation

Narrow SW ON Pulse enables direct convert of high output voltage to low output voltage. BD9V100MUF-C, the output voltage Vout 3.3 V can be output directly from the supply voltage $\mathrm{V}_{\mathrm{in}} 60 \mathrm{~V}$ at 2.1 MHz .


Figure 24. Switching Waveform
$\left(\mathrm{V}_{\mathrm{I}}=60 \mathrm{~V}\right.$, Vout $=3.3 \mathrm{~V}$, lout $\left.=0.5 \mathrm{~A}, \mathrm{fsw}=2.1 \mathrm{MHz}\right)$


Figure 25. $\mathrm{V}_{\text {In }} \mathrm{V}_{\text {out }}$ Waveform $\left(\mathrm{V}_{\mathrm{I}}=60 \mathrm{~V}\right.$, Vout $=3.3 \mathrm{~V}$, lout $\left.=0.5 \mathrm{~A}, \mathrm{fsw}=2.1 \mathrm{MHz}\right)$
(2) Stable Startup Waveform

Narrow SW ON Pulse enables stable output waveform even at startup. BD9V100MUF-C achieves a stable Soft Start operation under wide input voltage conditions.


Figure 26. Startup Waveform
$\left(\mathrm{V}_{\mathrm{IN}}=16 \mathrm{~V}\right.$, Vout $=3.3 \mathrm{~V}$, lout $\left.=0.5 \mathrm{~A}, \mathrm{fsw}=2.1 \mathrm{MHz}\right)$


Figure 27. Startup Waveform
$\left(\mathrm{V}_{\mathrm{IN}}=60 \mathrm{~V}\right.$, Vout $=3.3 \mathrm{~V}$, lout $\left.=0.5 \mathrm{~A}, \mathrm{fsw}=2.1 \mathrm{MHz}\right)$

## Function Explanation - continued

2. Enable Operation

Shutdown and startup of the IC can be controlled by the voltage applied to the EN pin. When EN voltage reaches 2.5 V (Max) or more, the internal VREGH activates and the IC operates. When an EN voltage become 0.8 V (Max) or less, the IC will be shutdown.


Figure 28. Enable ON/OFF Timing Chart
3. Power Good

When the output voltage is within the voltage range of $\pm 10 \%$ (Typ), the PGOOD pin set Hi-Z. When the output voltage is outside the voltage range of $\pm 10 \%$ (Typ), the PGOOD pin is pulled down with a built-in MOSFET of $0.22 \mathrm{k} \Omega$ (Typ). Pull up the PGOOD pin to VREGH with a resistor of about $10 \mathrm{k} \Omega$ to $100 \mathrm{k} \Omega$.


Figure 29. PGOOD Timing Chart

## Protect function

1. Under Voltage Lockout (UVLO)

Under Voltage Lockout monitors the VIN terminal voltages. When the VIN voltage is at 15.0 V (Max) or less, both of the output MOSFETs are turned OFF and the regulator operation is stopped. When the input voltage becomes 16.0 V (Max) or more, the regulator restarts the operation with Soft Start.


Figure 30. UVLO Timing Chart

## Protect function - continued

2. Short Circuit Protection(SCP)

The Short Circuit Protection function produces a reference pulse that has an ON time derived from Vin and Vout. This reference pulse's ON time is compared to the SW ON time. If the SW ON time exceeds 2.5 times(Typ) of the expected SW ON time, and remains in that state for 2clk (clk = 1/fsw) cycles, it will stop both of the output MOSFETs for 32ms(Typ) and then restarts again. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation of the protection circuit (e.g. when a load that significantly exceeds the output current capability of the chip is connected).

The assumed SW ON Time is obtained from the following formula:

$$
\begin{aligned}
& t_{\text {pulse }}=\frac{1}{2.1[\mathrm{MHz}]} \times \frac{V_{\text {OUT }}}{V_{I N}}[\mu \mathrm{~s}] \\
& t_{\text {pulse_clamp }}=\frac{1}{2.1[\mathrm{MHz}]} \times \frac{V_{\text {OUT }}}{V_{\text {IN }}} \times 2.5 \quad[\mu \mathrm{~s}]
\end{aligned}
$$



Figure31. SCP Timing Chart
3. Thermal Shutdown(TSD)

When the chip temperature exceeds $\mathrm{T}_{\mathrm{j}}=175^{\circ} \mathrm{C}$ (Typ), both of the output MOSFETs are turned OFF and the VREGH is stopped. The operation comes back when the chip temperature comes down to $150^{\circ} \mathrm{C}(\mathrm{Typ})$ or less. TSD prevents the IC from thermal runaway under abnormal conditions exceeding $\operatorname{Tjmax}=150^{\circ} \mathrm{C}$. The TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.


Figure 32. TSD Timing Chart

## Protect function - continued

4. Over Current Protection (OCP)

Over Current Protection detects the lower limit value of the inductor current. The OCP is designed at $2.4 \mathrm{~A}(\mathrm{Typ})$. This circuit prevents the Top POWER MOSFET from turning ON until the inductor current IL falls below the OCP limit Isw. If OCP is detected 8times in $30 \mu \mathrm{~s}(\mathrm{Typ})$, operation stops for $32 \mathrm{~ms}(\mathrm{Typ})$ and then restarts again. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation of the protection circuit (e.g. when a load that significantly exceeds the output current capability of the chip is connected).


Figure 33. OCP Timing Chart
5. Over Voltage Protection (OVP)

Over Voltage Protection compares the feedback voltage with an internal reference voltage. When the feedback voltage exceeds 0.96 V (Typ) or more, the Top and Bottom POWER MOSFETs will turn OFF. When the output voltage decreases to a value of $0.92 \mathrm{~V}(\mathrm{Typ})$ or less, it goes back to normal operation.


Figure 34. OVP Timing Chart

## Protect function - continued

6. Over Voltage Lockout(OVLO)

Over Voltage Lockout monitors the VIN terminal voltage. When the VIN voltage is 60.0 V (Min) or more, the chip will be on standby mode, and when the VIN voltage is $59.0 \mathrm{~V}(\mathrm{Min})$ or less, the chip will startup again.


Figure 35. OVLO Timing Chart

## Selection of Components Externally Connected

## Contact us if not use the recommended constant in the application circuit.

Necessary parameters in designing the power supply are as follows:
Table 1. Application Specification

| Parameter | Symbol | Specification Case |
| :--- | :---: | :---: |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ | 16 V to 60 V |
| Output Voltage | Vout | 5.0 V |
| Output Ripple Voltage | $\Delta \mathrm{V}_{\text {P-p }}$ | 20 mV V-p |
| Output Current | lout | Min 0.1A $/ \mathrm{Typ} 0.5 \mathrm{~A} / \mathrm{Max} 1.0 \mathrm{~A}$ |
| Switching Frequency | $\mathrm{fSw}_{\mathrm{Sw}}$ | 2.1 MHz |
| Operating Temperature Range | Topr | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |



Figure 36. Application Sample Circuit

## Selection of Components Externally Connected - continued

1. Selection of the inductor $L x$ value

Role of the coil in the switching regulator is that it also serves as a filter for smoothing the output voltage to supply a continuous current to the load. The Inductor ripple current $\Delta l \mathrm{l}$ that flows to the inductor becomes small when an inductor with a large inductance value is selected. Consequently, the voltage of the output ripple $\Delta \mathrm{V}_{\mathrm{P}-\mathrm{p}}$ also becomes small. It is the trade-off between the size and the cost of the inductor.

The inductance of the inductor is shown in the following equation:

$$
L=\frac{\left(V_{\text {IN }(\text { Max })}-V_{\text {OUT }}\right) \times V_{\text {OUT }}}{V_{\text {IN }(\text { Max })} \times f_{S W} \times \Delta I_{L}} \quad[\mathrm{H}]
$$

Where:

\[\)| $V_{I N ~(M a x)}$ |  is the maximum input voltage  |
| :--- | :--- |
| $V_{\text {OUT }}$ |  is the output voltage  |
| $f_{S W}$ |  is the switching frequency  |
| $\Delta I_{L}$ |  is the peak to peak inductor current  |

\]

In current mode control, sub-harmonic oscillation may happen. The slope compensation circuit is integrated into the IC in order to prevent sub-harmonic oscillation. The sub-harmonic oscillation depends on the rate of increase of output switch current. If the inductor value is too small, the sub-harmonic oscillation may happen because the inductor ripple current $\Delta I_{L}$ is increased. And if the inductor value is too large, the feedback loop may not achieve stability because the inductor ripple current $\Delta I_{L}$ is decreased. Therefore, use an inductor value of the coil within the range of $3.3 \mu \mathrm{H}$ to $10 \mu \mathrm{H}$. The smaller the $\Delta \mathrm{I}$, the smaller the Inductor core loss (iron loss), and the smaller is the loss due to ESR of the output capacitor. In effect, $\Delta \mathrm{V}_{\mathrm{P}-\mathrm{P}}$ (Output peak-to-peak ripple voltage) will be reduced. $\Delta \mathrm{V}_{\mathrm{P}-\mathrm{P}}$ is shown in the following equation.

$$
\begin{equation*}
\Delta V_{P-P}=\Delta I_{L} \times E S R+\frac{\Delta I_{L}}{8 \times C_{O U T} \times f_{S W}} \quad[\mathrm{~V}] \tag{a}
\end{equation*}
$$

Where:

$$
\begin{array}{ll}
\text { ESR } & \text { is the equivalent series resistance of the output capacitor } \\
C_{\text {OUT }} & \text { is the output capacitance } \\
\Delta I_{L} & \text { is the peak to peak inductor current } \\
f_{S W} & \text { is the switching frequency }
\end{array}
$$

Generally, even if $\Delta \mathrm{IL}$ is somewhat large, the $\Delta \mathrm{V}_{\mathrm{P}-\mathrm{P}}$ target is satisfied because the ceramic capacitor has a very-low ESR. It also contributes to the miniaturization of the application board. Also, because of the lower rated current, smaller inductor is possible since the inductance is small. The disadvantages are increase in core losses in the inductor and the decrease in maximum output current. When other capacitors (electrolytic capacitor, tantalum capacitor, and electro conductive polymer etc.) are used for output capacitor Cout, check the ESR from the manufacturer's data sheet and determine the $\Delta l_{L}$ to fit within the acceptable range of $\Delta V_{P-P}$. Especially in the case of electrolytic capacitor, because the decrease in capacitance at low temperatures is significantly large, this will make $\Delta V_{p-p}$ increase. When using capacitor at low temperature, this is an important consideration.

The shielded type (closed magnetic circuit type) is the recommended type of inductor to be used. Please note that magnetic saturation may occur. It is important not to saturate the core in all cases. Precautions must be taken into account on the given provisions of the current rating because it differs on every manufacturer. Please confirm the rated current at maximum ambient temperature of application to the manufacturer.

## Selection of Components Externally Connected - continued

2. Selection of Output Capacitor Cout

The output capacitor is selected based on the ESR that is required from the equation (a). $\Delta \mathrm{V}_{\mathrm{P} \text {-p }}$ can be reduced by using a capacitor with a small ESR. The ceramic capacitor is the best option that meets this requirement. It is because not only does it has a small ESR but the ceramic capacitor also contributes to the size reduction of the application circuit. Please confirm the frequency characteristics of ESR from the datasheet of the manufacturer, and consider a low ESR value for the switching frequency being used. It is necessary to consider the ceramic capacitor because the DC biasing characteristic is important. For the voltage rating of the ceramic capacitor, twice or more than the maximum output voltage is usually required. By selecting a high voltage rating, it is possible to reduce the influence of DC bias characteristics. Moreover, in order to maintain good temperature characteristics, the one with the characteristics of X7R or better is recommended. Because the voltage rating of a large ceramic capacitor is low, the selection becomes difficult for an application with high output voltage. In that case, please connect multiple ceramic capacitors in series or select electrolytic capacitor. Consider having a voltage rating of 1.2 times or more of the output voltage when using electrolytic capacitor. Electrolytic capacitors have a high voltage rating, large capacitance, small amount of DC biasing characteristics, and are generally reasonable. Since the electrolytic capacitor is usually OPEN when it fails, it is effective to use for applications when reliability is required such as automotive. But there are disadvantages such as, ESR is relatively high, and decreases capacitance value at low temperatures. In this case, please take note that $\Delta V_{p-p}$ may increase at low temperature conditions. Moreover, consider the lifetime characteristic of this capacitor because it has a possibility to dry up. A tantalum capacitor and a conductive polymer hybrid capacitor have excellent temperature characteristics unlike the electrolytic capacitor. Moreover, since their ESR is smaller than an electrolytic capacitor, the ripple voltage is relatively-small over a wide temperature range. Since these capacitors have almost no DC bias characteristics, design will be easier. Regarding voltage rating, the tantalum capacitor is selected such that its capacitance is twice the value of the output voltage, and for the conductive polymer hybrid capacitor, it is selected such that the voltage rating is 1.2 times the value of the output voltage. The disadvantage of a tantalum capacitor is that it is SHORTED when it is destroyed, and its breakdown voltage is low. It is not generally selected in an application that reliability is a demand such as in automotive. An electro conductive polymer hybrid capacitor is OPEN when destroyed. Though it is effective for reliability, its disadvantage is that it is generally expensive.
To improve the performance of ripple voltage in this condition, following is recommended:

1. Use low ESR capacitor like ceramic or conductive polymer hybrid capacitor.
2. Use a capacitor Cout with a higher capacitance value.

These capacitors are rated in ripple current. The RMS values of the ripple current that can be obtained in the following equation must not exceed the ripple current rating.

$$
I_{C O(R M S)}=\frac{\Delta I_{L}}{\sqrt{12}} \quad[\mathrm{~A}]
$$

Where:

$$
\begin{array}{ll}
I_{C O(R M S)} & \text { is the value of the ripple electric current } \\
\Delta I_{L} & \text { is the peak to peak inductor current }
\end{array}
$$

In addition, for the total value of capacitance in the output line Cout(Max), choose a capacitance value less than the value obtained by the following equation:

$$
\begin{equation*}
C_{\text {OUT }(\text { Max })}<\frac{t_{S S(\text { Min })} \times\left(I_{S W(\text { Min })}-I_{S W S T A R T(M a x)}\right)}{V_{O U T}} \tag{F}
\end{equation*}
$$

Where:

$$
\begin{array}{ll}
I_{S W(\text { Min })} & \text { is the OCP operation switch current (Min) } \\
t_{S S(\text { Min })} & \text { is the Soft Start Time (Min) } \\
I_{\text {SWSTART(Max) }} & \text { is the maximum output current during startup } \\
V_{\text {OUT }} & \text { is the output voltage }
\end{array}
$$

Startup failure may happen if the limits from the above-mentioned are exceeded. Especially if the capacitance value is extremely large, over-current protection may be activated by the inrush current at startup preventing the output to turn on. Please confirm this on the actual application. For stable transient response, the loop is dependent to Cout. Please select after confirming the setting of the phase compensation circuit.
Also, in case of large changing input voltage and load current, select the capacitance accordingly by verifying that the actual application setup meets the required specification.

## Selection of Components Externally Connected - continued

3. Selection of Input Capacitor Cin, Cblк

The input capacitor is usually required for two types of decoupling: capacitors $\mathrm{C}_{\mathbb{I}}$ and bulk capacitors $\mathrm{C}_{\text {blk }}$. Ceramic capacitors with values more than $1.2 \mu \mathrm{~F}$ are necessary for the decoupling capacitor $\mathrm{C}_{\mathrm{IN}}$. Ceramic capacitors are effective by placing it as close as possible to the VIN pin. The voltage rating of the capacitors is recommended to be more than 1.2 times the maximum input voltage, or twice the normal input voltage. The capacitor value including device variation, temperature change, DC bias change, and aging change must be larger than minimum value. Also, the IC might not operate properly when the PCB layout or the position of the capacitor is not good. Please check "Notes on the PCB Layout" on page 30.

The bulk capacitor is optional. The bulk capacitor prevents the decrease in the line voltage and serves as a backup power supply to keep the input voltage constant. A low ESR electrolytic capacitor with large capacitance is suitable for the bulk capacitor. It is necessary to select the best capacitance value for each set of application. In that case, please take note not to exceed the rated ripple current of the capacitor.

The RMS value of the input ripple current $\operatorname{ICIN(RMS)}$ is obtained in the following equation:

$$
I_{C I N(R M S)}=I_{\text {OUT }(M A X)} \times \frac{\sqrt{V_{\text {OUT }} \times\left(V_{I N}-V_{\text {OUT }}\right)}}{V_{I N}}[\mathrm{~A}]
$$

Where:
$I_{\text {OUT (MAX) }}$ is the maximum output current.
In addition, in automotive and other applications requiring high reliability, it is recommended to connect the capacitors in parallel to accommodate multiple electrolytic capacitors and minimize the chances of drying up. For ceramic capacitors, it is recommended to make two series + two parallel structures to decrease the risk of capacitor destruction due to short circuit conditions.

When the impedance on the input side is high for some reason (because the wiring from the power supply to VIN is long, etc.), then high capacitance is needed. In actual conditions, it is necessary to verify that there are no problems like IC turns off, or the output overshoots due to the change in VIN at transient response.
4. Selection of Output Voltage Setting Resistance RFB1, R $\mathrm{RFB}_{2}$ The output voltage is described by the following equation:

$$
V_{O}=0.8 \times \frac{R_{F B 1}+R_{F B 2}}{R_{F B 2}} \quad[\mathrm{~V}]
$$

Power efficiency is reduced with a small $R_{\text {FB1 }}+R_{\text {FB2 }}$, please set the current flowing through the feedback resistors as small as possible in comparison to the output current lout.

## Selection of Components Externally Connected - continued

5. Selection of the Phase Compensation Circuit Rcomp, Ссомр

A good high frequency response performance is achieved by setting the 0 dB crossing frequency, fc, (frequency at 0 dB gain) high. However, you need to be aware of the trade-off correlation between speed and stability. Moreover, DC / DC converter application is sampled by switching frequency, so the gain of this switching frequency must be suppressed. It is necessary to set the 0 dB crossing frequency to 80 kHz or less of the switching frequency. In general, target these characteristics as follows:

- At 0 dB crossing frequency, fc, phase lag should be $135^{\circ}$ or less (phase margin is $45^{\circ}$ or more).
- The 0 dB crossing frequency, fc, must be 80 kHz or less.

Achieving stability by using phase compensation is done by cancelling the $f_{p 1}$ and $f_{p 2}$ (error amp pole and power stage pole) of the feedback loop by the use of $\mathrm{fz}_{\mathrm{z} 1} \mathrm{f}_{\mathrm{f} 1}, \mathrm{fp}_{\mathrm{P} 2}$ and $\mathrm{f}_{\mathrm{z} 1}$ are determined in the following equations:

$$
\begin{align*}
& f_{Z 1}=\frac{1}{2 \pi \times R_{\text {COMP }} \times C_{\text {COM }}}[\mathrm{Hz}] \\
& f_{P 1}=\frac{1}{2 \pi \times C_{\text {OUT }} \times R_{\text {OUT }}} \\
& f_{P 2}=\frac{G_{\text {EA }}}{2 \pi \times C_{\text {COMP }} \times A_{V}}
\end{align*}
$$

Where:

| $R_{\text {OUT }}$ | is the resistance assumed actual load[ $[\Omega]=$ Output Voltage[V] / Output Current[ A$],$ |
| :--- | :--- |
| $G_{E A}$ | is the Error Amp trans conductance $(300 \mu \mathrm{~A} / \mathrm{V})$ |
| $A_{V}$ | is the Error Amp Voltage Gain $(63 \mathrm{~dB})$ |



Figure 37. Setting the Phase Compensation Circuit

## Selection of Components Externally Connected - continued

6. Selection of the Switching Frequency Setting Resistance RRT

The internal switching frequency can be set by connecting a resistor between RT and GND.
The range of frequency that can be set is 1.9 MHz to 2.3 MHz , and the relation between resistance and the switching frequency is decided as shown in the figure below. When setting beyond this range, there is a possibility that there is no oscillation and IC operation cannot be guaranteed.


Table 2. RRT vs fsw

| $R_{R T}[k \Omega]$ | $\mathrm{fsw}^{[\mathrm{MHz}]}$ |
| :---: | :---: |
| 6.8 | 2.26 |
| 7.5 | 2.10 |
| 8.2 | 1.96 |

Figure 38. Switching Frequency
vs Switching Frequency Setting Resistance
7. Selection of the Bootstrap Capacitor and Resistor

Bootstrap capacitor CBSt value shall be $0.022 \mu \mathrm{~F}$. Bootstrap resistor $\mathrm{R}_{\text {BSt }}$ value shall be $3.3 \Omega$. Connect the bootstrap capacitor in series with the bootstrap resistor between SW pin and BST pin. Recommended products are described in Application Examples1 on page 25.
8. Selection of the VREGH Capacitor.

VREGH capacitor CVREGH shall be $2.2 \mu \mathrm{~F}$ ceramic capacitor. Connect the VREGH capacitor between VREGH pin and GND.
9. Selection of the VMON Resistor

At the time of Vout short circuit, current may be drawn from the VMON terminal due to an inductive load. Connect a resistor to limit that current. VMON resistor Rvout shall be $2 \mathrm{k} \Omega$.
10. Soft Start Time

Soft Start prevents the overshoot of the output voltage. It changes in proportion to the switching frequency fsw. Soft start time at $\mathrm{fsw} 2.1 \mathrm{MHz}(\mathrm{Typ})$ is $1.1 \mathrm{~ms}(\mathrm{Typ})$. The production tolerance of tss is $\pm 36 \%$. tss can be calculated by using the equation.

$$
t_{S S}=\frac{2310}{f s w}[\mathrm{~s}]
$$

## Application Examples1

Table 3. Specification Example 1

| Parameter | Symbol | Specification Case |
| :--- | :---: | :---: |
| Product Name | IC | BD9V100MUF-C |
| Input Voltage | Vin | 16 V to 60 V |
| Output Voltage | Vout | 5.0 V |
| Output Ripple Voltage | $\Delta$ VP-P | $20 \mathrm{mVp-p}$ |
| Output Current | lout | 0 A to 1.0 A |
| Switching Frequency | fsw | 2.1 MHz |
| Operating Temperature | Topr | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |



Figure 39. Reference Circuit 1
Table 4. Parts List 1

| No | Package | Parameters | Part Name (Series) | Type | Manufacturer |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Сblк | - | - | - | - | - |
| CIN1 | 3225 | 4.7 ${ }^{\text {F }}$, X7R, 50V | GCM32ER71H475K | Ceramic | MURATA |
| CIN2 | 3225 | $4.7 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}, 50 \mathrm{~V}$ | GCM32ER71H475K | Ceramic | MURATA |
| CIn3 | 1608 | $0.1 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}, 50 \mathrm{~V}$ | GCM188R71H104K | Ceramic | MURATA |
| CIN4 | 1608 | $0.1 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}, 50 \mathrm{~V}$ | GCM188R71H104K | Ceramic | MURATA |
| Cbst | 1608 | $0.022 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}, 50 \mathrm{~V}$ | GCM188R71H223K | Ceramic | MURATA |
| RBST | 1608 | 3.3^, 5\%, 1/10W | MCR03EZPJ3R3 | Chip Resistor | ROHM |
| Cvregh | 2012 | $2.2 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}$,16V | GCM21BR71C225K | Ceramic | MURATA |
| Rpgd | 1608 | 100k $\Omega, 0.5 \%, 1 / 10 \mathrm{~W}$ | MCR03EZPD1003 | Chip Resistor | ROHM |
| Rvout | 1608 | $2.0 \mathrm{k} \Omega, 0.5 \%, 1 / 10 \mathrm{~W}$ | MCR03EZPD2001 | Chip Resistor | ROHM |
| $\mathrm{R}_{100}$ | - | Short | - | - | - |
| Rfb1 | 1608 | 43k $\Omega, 0.5 \%, 1 / 10 \mathrm{~W}$ | MCR03EZPD4302 | Chip Resistor | ROHM |
| Rfb2 | 1608 | 8.2k $\Omega, 0.5 \%, 1 / 10 \mathrm{~W}$ | MCR03EZPD8201 | Chip Resistor | ROHM |
| Rrt | 1608 | $7.5 \mathrm{k} \Omega, 0.5 \%, 1 / 10 \mathrm{~W}$ | MCR03EZPD7501 | Chip Resistor | ROHM |
| Rсомр | 1608 | $51 \mathrm{k} \Omega, 0.5 \%, 1 / 10 \mathrm{~W}$ | MCR03EZPD5102 | Chip Resistor | ROHM |
| Ссомр | 1608 | 1000pF, X7R, 50V | GCM188R71H102K | Ceramic | MURATA |
| Lx | - | $4.7 \mu \mathrm{H}$ | CLF6045NIT-4R7N-D | Inductor | TDK |
| Cout1 | 3225 | $22 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}, 16 \mathrm{~V}$ | GCM32ER71C226K | Ceramic | MURATA |
| Cout2 | 3225 | $22 \mu \mathrm{~F}, \mathrm{X7R}, 16 \mathrm{~V}$ | GCM32ER71C226K | Ceramic | MURATA |

## Application Examples1-continued



Figure 40. Frequency Characteristics (VIN $=48 \mathrm{~V}$, , out $=5 \mathrm{~V}$, lout $=500 \mathrm{~mA}$ )


Figure 42. VIn Load Response ( $\mathrm{VIN}=48 \mathrm{~V}$, , OUT $=5 \mathrm{~V}$, lout $=0 \mathrm{~A} \leftrightarrow 1 \mathrm{~A}$ )


Figure 41. Ripple Voltage ( $\mathrm{V}_{\text {IN }}=48 \mathrm{~V}$, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$, lout $=500 \mathrm{~mA}$ )


Figure 43. Vin Transient Response ( V IN $=16 \mathrm{~V} \leftrightarrow 60 \mathrm{~V}$, Vout $=5 \mathrm{~V}$, lout $=500 \mathrm{~mA}$ )

## Application Examples2

Table 5. Specification Example 2

| Parameter | Symbol | Specification Case |
| :--- | :---: | :---: |
| Product Name | IC | BD9V100MUF-C |
| Input Voltage | Vin | 16 V to 60V |
| Output Voltage | Vout | 3.3 V |
| Output Ripple Voltage | $\Delta$ VP-p | $20 \mathrm{mVp-p}$ |
| Output Current | lout | 0 A to 1.0 A |
| Switching Frequency | fsw | 2.1 MHz |
| Operating Temperature | Topr | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |



Figure 44. Reference Circuit 2
Table 6. Parts List 2

| No | Package | Parameters | Part Name (Series) | Type | Manufacturer |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Сblк | - | - | - | - | - |
| $\mathrm{CiN1}^{1}$ | 3225 | 4.7 ${ }^{\text {F }}$, X7R, 50V | GCM32ER71H475K | Ceramic | MURATA |
| CIN2 | 3225 | 4.7 ${ }^{\text {F }}$, X7R, 50V | GCM32ER71H475K | Ceramic | MURATA |
| $\mathrm{Cl}_{\text {IN3 }}$ | 1608 | $0.1 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}, 50 \mathrm{~V}$ | GCM188R71H104K | Ceramic | MURATA |
| $\mathrm{Clin4}^{\text {a }}$ | 1608 | $0.1 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}, 50 \mathrm{~V}$ | GCM188R71H104K | Ceramic | MURATA |
| $\mathrm{CbSt}^{\text {b }}$ | 1608 | $0.022 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}, 50 \mathrm{~V}$ | GCM188R71H223K | Ceramic | MURATA |
| Rbst | 1608 | 3.3S, 5\%, 1/10W | MCR03EZPJ3R3 | Chip Resistor | ROHM |
| Cvregh | 2012 | $2.2 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}, 16 \mathrm{~V}$ | GCM21BR71C225K | Ceramic | MURATA |
| Rpgd | 1608 | $100 \mathrm{k} \Omega, 0.5 \%, 1 / 10 \mathrm{~W}$ | MCR03EZPD1003 | Chip Resistor | ROHM |
| Rvout | 1608 | $2.0 \mathrm{k} \Omega, 0.5 \%, 1 / 10 \mathrm{~W}$ | MCR03EZPD2001 | Chip Resistor | ROHM |
| $\mathrm{R}_{100}$ | - | Short | - | - | - |
| RFB1 | 1608 | $47 \mathrm{k} \Omega$, 0.5\%, 1/10W | MCR03EZPD4702 | Chip Resistor | ROHM |
| RFB2 | 1608 | $15 \mathrm{k} \Omega, 0.5 \%, 1 / 10 \mathrm{~W}$ | MCR03EZPD1502 | Chip Resistor | ROHM |
| $\mathrm{R}_{\text {RT }}$ | 1608 | $7.5 \mathrm{k} \Omega, 0.5 \%, 1 / 10 \mathrm{~W}$ | MCR03EZPD7501 | Chip Resistor | ROHM |
| Rcomp | 1608 | $75 \mathrm{k} \Omega, 0.5 \%, 1 / 10 \mathrm{~W}$ | MCR03EZPD7502 | Chip Resistor | ROHM |
| Ссомр | 1608 | 560pF, X7R, 50V | GCM188R71H561K | Ceramic | MURATA |
| Lx | - | $4.7 \mu \mathrm{H}$ | CLF6045NIT-4R7N-D | Inductor | TDK |
| Cout1 | 3225 | $22 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}, 16 \mathrm{~V}$ | GCM32ER71C226K | Ceramic | MURATA |
| Cout2 | 3225 | $22 \mu \mathrm{~F}, \mathrm{X} 7 \mathrm{R}, 16 \mathrm{~V}$ | GCM32ER71C226K | Ceramic | MURATA |

## Application Examples2 - continued



Figure 45. Frequency Characteristics ( $\mathrm{V}_{\text {IN }}=48 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$, lout $=500 \mathrm{~mA}$ )


Figure 47. VIN Load Response ( $\mathrm{V}_{\text {IN }}=48 \mathrm{~V}$, $\mathrm{V}_{\text {out }}=3.3 \mathrm{~V}$, lout $=0 \mathrm{~A} \leftrightarrow 1 \mathrm{~A}$ )


Figure 46. Ripple Voltage $\left(\mathrm{V}_{\text {IN }}=48 \mathrm{~V}\right.$, $\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$, lout $\left.=500 \mathrm{~mA}\right)$


Figure 48. Vin Transient Response (VIN $=16 \mathrm{~V} \leftrightarrow 60 \mathrm{~V}$, Vout $=3.3 \mathrm{~V}$, lout $=500 \mathrm{~mA}$ )

## Automotive Power Supply Line Circuit



Figure 49. Automotive Power Supply Line Circuit
As a reference, the automotive power supply line circuit example is given in Figure 49. $\pi$-type filter is a third-order LC filter. In general, it is used in combination with decoupling capacitors for high frequency. Large attenuation characteristics can be obtained and thus excellent characteristic as a EMI filter. Devices used for $\pi$-type filters should be placed close to each other.
TVS (Transient Voltage Suppressors) is used for primary protection of the automotive power supply line. Since it is necessary to withstand high energy of load dump surge, a general zener diode is insufficient. Recommended device is shown in the following table.
In addition, a reverse polarity protection diode is needed considering if a power supply such as BATTERY is accidentally connected in the opposite direction.

Table 7. Reference Parts of Automotive Power Supply Line Circuit

| Device | Part name (series) | Manufacturer | Device | Part name (series) | Manufacturer |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | CLF series | TDK | TVS | SMB series | Vishay |  |
| L | XAL series | Coilcraft | D | S3A to S3M series | Vishay |  |
| C | CJ series / CZ series | NICHICON |  |  |  |  |

## Recommended Parts Manufacturer List

Shown below is the list of the recommended parts manufacturers for reference.

| Type | Manufacturer | URL |
| :---: | :---: | :---: |
| Electrolytic Capacitor | NICHICON | www.nichicon-us.com |
| Ceramic Capacitor | Murata | $\underline{\text { www.murata.com }}$ |
| Inductor | TDK | product.tdk.com |
| Inductor | Coilcraft | $\underline{\text { www.coilcraft.com }}$ |
| Inductor | SUMIDA | $\underline{\text { www.sumida.com }}$ |
| Diode | Vishay | $\underline{\text { www.vishay.com }}$ |
| Resistor | ROHM | www.rohm.com |

## PCB Layout Design

PCB layout design for DC/DC converter power supply IC is as important as the circuit design. Appropriate layout can avoid various problems caused by power supply circuit. Figure $50-\mathrm{a}$ to $50-\mathrm{c}$ show the current path in a buck converter circuit. The Loop 1 in Figure 50-a is a current path when H -side switch is ON and L-side switch is OFF, the Loop 2 in Figure 50-b is when H -side switch is OFF and L -side switch is ON. The thick line in Figure $50-\mathrm{c}$ shows the difference between Loop1 and Loop2. The current in thick line change sharply each time the switching element H -side and L -side switch change from OFF to ON, and vice versa. These sharp changes induce several harmonics in the waveform. Therefore, the loop area of thick line that is consisted by input capacitor and IC should be as small as possible to minimize noise. For more detail refer to application note of switching regulator series "PCB Layout Techniques of Buck Converter".


Figure 50-a. Current path when H -side switch $=\mathrm{ON}$, L-side switch $=\mathrm{OFF}$


Figure 50-b. Current path when H -side switch $=\mathrm{OFF}, \mathrm{L}$-side switch $=\mathrm{ON}$


Figure 50-c. Difference of current and critical area in layout

## PCB Layout Design - continued

When designing the PCB layout, please pay extra attention to the following points:

- Place input capacitor on the same PCB surface as the IC and as close as possible to the IC's PVIN terminal.
- Switching nodes should be traced as thick and short as possible to the inductor, because they may induce the noise to the other nodes due to AC coupling.
- Please keep the lines connected to FB and COMP away from the SW node as far as possible.
- Please place output capacitor away from input capacitor to avoid harmonics noise from the input.
- R100 is an option, used for feedback's frequency response measurement.

By inserting a resistor at $\mathrm{R}_{100}$, it is possible to measure the frequency response (phase margin) using a FRA. However, the resistor will not be used in actual application, please use this resistor pattern in short-circuit mode.


Figure 51. Evaluation Board Layout Example

## Power Dissipation

For thermal design, be sure to operate the IC within the following conditions.
(Since the temperatures described hereunder are all guaranteed temperatures, take margin into account.)

1. The ambient temperature Ta is to be $125^{\circ} \mathrm{C}$ or less.
2. The chip junction temperature Tj is to be $150^{\circ} \mathrm{C}$ or less.

The chip junction temperature Tj can be considered in the following two patterns:

1. To obtain $T j$ from the package surface center temperature $T t$ in actual use

$$
T j=T t+\psi_{J T} \times W\left[{ }^{\circ} \mathrm{C}\right]
$$

2. To obtain Tj from the ambient temperature Ta

$$
T j=T a+\theta_{J A} \times W\left[{ }^{\circ} \mathrm{C}\right]
$$

Where:

$$
\begin{array}{ll}
\psi_{J T} & \text { is junction to top characterization parameter (Refer to page 6) } \\
\theta_{J A} & \text { is junction to ambient (Refer to page 6) }
\end{array}
$$

The heat loss W of the IC can be obtained by the formula shown below:

$$
\begin{aligned}
W=R_{O N H} \times I_{O U T}^{2} & \times \frac{V_{O U T}}{V_{I N}}+R_{O N L} \times I_{O U T}^{2}\left(1-\frac{V_{O U T}}{V_{I N}}\right) \\
& +V_{I N} \times I_{C C}+\frac{1}{2} \times(t r+t f) \times V_{I N} \times I_{O U T} \times f_{S W} \quad[\mathrm{~W}]
\end{aligned}
$$

Where:
$R_{\text {ONH }} \quad$ is the Top Power NMOS ON Resistance (Refer to page 7) [ $\Omega$ ]
$R_{\text {ONL }} \quad$ is the Bottom Power NMOS ON Resistance (Refer to page 7) [ $\Omega$ ]
$I_{\text {OUT }} \quad$ is the Load Current [A]
$V_{\text {OUT }} \quad$ is the Output Voltage [V]
$V_{I N} \quad$ is the Input Voltage [V]
$I_{C C} \quad$ is the Circuit Current (Refer to page 7) [A]
$t r \quad$ is the Switching Rise Time [s] (Typ:10ns)
$t f \quad$ is the Switching Fall Time [s] (Typ:10ns)
$f_{S W} \quad$ is the Switching Frequency $[\mathrm{Hz}]$


1. $R_{O N H} \times I_{\text {OUT }}{ }^{2}$
2. $R_{\text {ONL }} \times I_{\text {OUT }}{ }^{2}$
3. $\frac{1}{2} \times(t r+t f) \times V_{I N} \times I_{O} \times f_{S W}$

Figure 52. SW Waveform

## I/O Equivalent Circuit

(EN

I/O Equivalent Circuit - continued

| 20. COMP | 22. FB |
| :---: | :---: |
|  |  |
| 23. VMON |  |
|  |  |

## Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.
2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.
3. Ground Voltage

Except for pins the output and the input of which were designed to go below ground, ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition.
4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.
5. Recommended Operating Conditions

The function and operation of the IC are guaranteed within the range specified by the recommended operating conditions. The characteristic values are guaranteed only under the conditions of each item specified by the electrical characteristics.
6. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.
7. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.
8. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.
9. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.
10. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

## Operational Notes - continued

## 11. Regarding the Input Pin of the IC

This monolithic IC contains P + isolation and P substrate layers between adjacent elements in order to keep them isolated. $\mathrm{P}-\mathrm{N}$ junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):
When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.
When GND > Pin B, the P-N junction operates as a parasitic transistor.
Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the $P$ substrate) should be avoided.


Figure 53. Example of monolithic IC structure
12. Ceramic Capacitor

When using a ceramic capacitor, determine a capacitance value considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.
13. Area of Safe Operation (ASO)

Operate the IC such that the output voltage, output current, and the maximum junction temperature rating are all within the Area of Safe Operation (ASO).
14. Thermal Shutdown Circuit(TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's maximum junction temperature rating. If however the rating is exceeded for a continued period, the junction temperature ( Tj ) will rise which will activate the TSD circuit that will turn OFF all output pins. When the Tj falls below the TSD threshold, the circuits are automatically restored to normal operation.
Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.

## 15. Over Current Protection Circuit (OCP)

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.

## Ordering Information



## Marking Diagrams

VQFN24FV4040 (TOP VIEW)


Physical Dimension, Tape and Reel Information


(U I NT : mm)
PKG:VQFN24FV4040
Drawing No. EX394-5001
NOTE: Dimensions in () for reference only.
< Tape and Reel Information >

| Tape | Embossed carrier tape |
| :--- | :--- |
| Quantity | 2500 pcs |
| Direction of feed | E2 <br> The direction is the pin 1 of product is at the upper left <br> when you hold reel on the left hand and you pull out the tape on the right hand |


*Order quantity needs to be multiple of the minimum quantity.

## Revision History

| Date | Revision |  | Changes |
| :---: | :---: | :--- | :---: |
| 01.Jun.2017 | 001 | New Release |  |

## Notice

## Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.
(Note1) Medical Equipment Classification of the Specific Applications

| JAPAN | USA | EU | CHINA |
| :---: | :---: | :---: | :---: |
| CLASSIII | CLASSIII | CLASS II b | CLASSIII |
|  |  | CLASSIII |  |

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
[a] Installation of protection circuits or other protective devices to improve system safety
[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
[a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
[b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
[c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including $\mathrm{Cl}_{2}$, $\mathrm{H}_{2} \mathrm{~S}, \mathrm{NH}_{3}, \mathrm{SO}_{2}$, and $\mathrm{NO}_{2}$
[d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
[e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
[f] Sealing or coating our Products with resin or other coating materials
[g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
[h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

## Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

## Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

## Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
[a] the Products are exposed to sea winds or corrosive gases, including $\mathrm{Cl} 2, \mathrm{H} 2 \mathrm{~S}, \mathrm{NH} 3, \mathrm{SO} 2$, and NO 2
[b] the temperature or humidity exceeds those recommended by ROHM
[c] the Products are exposed to direct sunshine or condensation
[d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

## Precaution for Product Label

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

## Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

## Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

## Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

## Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

## General Precaution

1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this docume nt is current as of the issuing date and subj ect to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the la test information with a ROHM sale s representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.


## BD9V100MUF-C - Web Page

| Part Number | BD9V100MUF-C |
| :--- | :--- |
| Package | VQFN24FV4040 |
| Unit Quantity | 2500 |
| Minimum Package Quantity | 2500 |
| Packing Type | Taping |
| Constitution Materials List | inquiry |
| RoHS | Yes |

